登入選單
返回Google圖書搜尋
Fault Tolerant Computer Architecture
Daniel Sorin
出版Morgan & Claypool Publishers, 2009-07-08
主題Technology & Engineering / GeneralComputers / Computer ArchitectureComputers / System Administration / Backup & RecoveryComputers / Software Development & Engineering / Systems Analysis & Design
ISBN15982995499781598299540
URLhttp://books.google.com.hk/books?id=cdJcAQAAQBAJ&hl=&source=gbs_api
EBookSAMPLE
註釋For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry. Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future