登入選單
返回Google圖書搜尋
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
註釋This book presents novel research techniques, algorithms, methodologies and experimental results for high level power estimation and power aware high-level synthesis. Readers will learn to apply such techniques to enable design flows resulting in shorter time to market and successful low power ASIC/FPGA design.